

Project Name : PMSS
Document Name: FPGA Pin Mapping Input Processor Board
Document ID : MSPL/PMSS/FMI/PRO-BRD/001
Version : 1.0
Release Date : 17-08-2026



Prepared By
SANJEEV R
(Design Engineer)

Verified By
ARAVIND M
(Design Engineer)

Appproved By
ARIVAZHAGAN R
(MD)

S.no	FPGA Package Pin no	Pin Name	Signal Port Direction
1	F5	DATA31	I/O
2	C6	DATA30	I/O
3	C5	DATA29	I/O
4	B7	DATA28	I/O
5	B6	DATA27	I/O
6	A6	DATA26	I/O
7	A5	DATA25	I/O
8	D8	DATA24	I/O
9	C7	DATA23	I/O
10	E6	DATA22	I/O
11	E5	DATA21	I/O
12	E7	DATA20	I/O
13	D7	DATA19	I/O
14	C4	DATA18	I/O
15	B4	DATA17	I/O
16	A4	DATA16	I/O
17	A3	DATA15	I/O
18	B1	DATA14	I/O
19	B1	DATA13	I/O
20	B3	DATA12	I/O
21	B2	DATA11	I/O
22	D5	DATA10	I/O
23	D4	DATA9	I/O
24	E3	DATA8	I/O
25	D3	DATA7	I/O
26	F4	DATA6	I/O
27	F3	DATA5	I/O
28	E2	DATA4	I/O
29	D2	DATA3	I/O
30	H2	DATA2	I/O
31	G2	DATA1	I/O
32	C2	DATA0	I/O
33	C1	FP_RLY1	OUT
34	H1	FP_RLY2	OUT
35	G1	FP_RLY3	OUT
36	F1	FP_RLY4	OUT
37	E1	FP_RLY5	OUT
38	G6	FP_RLY6	OUT
39	F6	FP_RLY7	OUT
40	G4	FP_RLY8	OUT
41	G3	FP_RLY9	OUT
42	J4	FP_RLY10	OUT
43	H4	FP_RLY11	OUT
44	J3	FP_RLY12	OUT
45	J2	FP_RLY13	OUT
46	K2	FP_RLY14	OUT

47	K1	FP_RLY15	OUT
48	H6	FP_RLY16	OUT
49	H5	FP_RLY17	OUT
50	J5	FP_RLY18	OUT
51	K6	ADD22	IN
52	L1	ADD21	IN
53	M1	ADD20	IN
54	K3	ADD19	IN
55	L3	ADD18	IN
56	N2	ADD17	IN
57	N1	ADD16	IN
58	M3	ADD15	IN
59	M2	ADD14	IN
60	K5	ADD12	IN
61	L4	ADD11	IN
62	L6	ADD10	IN
63	L5	ADD9	IN
64	U1	ADD8	IN
65	V1	ADD7	IN
66	U4	ADD6	IN
67	U3	ADD5	IN
68	U2	ADD4	IN
69	V2	ADD3	IN
70	V5	ADD2	IN
71	V4	ADD1	IN
72	R3	ADD0	IN
73	T3	FMC_NE1	IN
74	T5	FMC_CLK	IN
75	T4	FMC_NE3	IN
76	N5	FMC_NWE	IN
77	P5	FMC_NE4	IN
78	P4	FMC_NOE	IN
79	P3	FMC_NE2	IN
80	P2	ADD13	IN
81	R2	FMC_MCU_NBL3	IN
82	M4	FMC_MCU_NBL2	IN
83	N4	FMC_MCU_NBL1	IN
84	R1	FMC_MCU_NBL0	IN
85	T1	FMC_INT	IN
86	M6	FMC_NCE	IN
87	N6	FMC_NWAIT	OUT
88	R6	FMC_NL	OUT
89	R5	F_MCU_1	I/O
90	V7	F_MCU_2	I/O
91	V6	F_MCU_3	I/O
92	U9	F_MCU_4	I/O
93	V9	F_MCU_5	I/O
94	U7	F_MCU_6	I/O

95	U6	F_MCU_7	I/O
96	R7	F_MCU_8	I/O
97	T6	F_MCU_9	I/O
98	R8	F_MCU_10	I/O
99	T8	F_MCU_11	I/O
100	U8	F_MCU_12	I/O
101	D12	SSR_nOE1	OUT
102	D13	SSR_nOE2	OUT
103	B16	SSR_nOE3	OUT
104	B17	SSR_nOE4	OUT
105	A15	SSR_nOE5	OUT
106	A16	SSR_nOE6	OUT
107	A13	SSR_nOE7	OUT
108	A14	SSR_nOE8	OUT
109	E15	FP_ANG_DI	OUT
110	E16	FP_FQB_DI	OUT
111	D15	FPGA_CLK_25M	IN
112	C15	FP_QQB_DI	OUT
113	H16	FP_RTD_DI	OUT
114	G16	FP_SPR_DI	OUT
115	H17	FTX_EN1#	OUT
116	G17	FTX_EN1	OUT
117	J14	FTX_EN2#	OUT
118	H15	FTX_EN2	OUT
119	D18	F_nRST_ANG	OUT
120	G18	F_nRST_FQB	OUT
121	F18	F_nRST_QQB	OUT
122	J17	F_nRST_RTD	OUT
123	J18	F_nRST_SPR	OUT
124	K16	FPGA_RESET	IN
125	M13	FP_RLY19	OUT
126	R18	FP_RLY20	OUT
127	T18	FP_RLY21	OUT
128	N14	FP_RLY22	OUT
129	P14	FP_RLY23	OUT
130	N17	FP_RLY24	OUT
131	P17	FP_QQB_RO	IN
132	R17	FP_RTD_RO	IN
133	P15	FP_SPR_RO	IN
134	R15	FP_ANG_RO	IN
135	T14	FP_FQB_RO	IN
136	V16	FCOM_RXD	IN
137	U17	FCOM_TXD	OUT
138	U18	FCOM_RT#	IN
139	U16	FCOM_CTS#	OUT
140	V17	FCOM_CBUS0	I/O
141	T11	COM_RST#	OUT
142	T9	FP_STS1_GR	OUT

143	B8	FPGA_CLK_50M	IN
144	A8	TP_CLK_TST	OUT
145	D10	RESET_SW	IN